Index

IEE Proceedings
Computers and Digital Techniques
Vol. 149, 2002

Author Index

A

Aborhey, S. p39
Al-Hashimi, B.M. p188
Almaini, A.E.A. p128, p203
Amira, A. p17
Argyriou, A. p164
Arslan, T. p152

B

Banerjee, S. p121
Banerjee, S.K. p105
Belatreche, A. p17
Benini, L. p157
Bouridane, A. p17

C

Chakrabarti, I. p219, p229
Chang, M.-C. p33
Chang, R.C. p146
Chang, T.-Y. p245
Chen, C. p113
Chen, L.-A. p113
Cheng, D.I. p1
Cheng, J.-R. p113
Chessa, S. p273
Ching-Wei Yeh p1
Choi, J. p97
Chong, J. p9
Chou, Y.-W. p33
Chung, C.-P. p25
Cowlishaw, M. p102

D

Das, B. p121
Dasygenis, M. p164

E

Erdogan, A.T. p152
Errico, W. p273

F

Fong, A.C.M. p79

G

Gebotys, C. p173
Ghosh, D. p229
Gonciari, P.T. p188
Green, D.H. p97
Gupta, B. p105

H

Higgie, G.R. p79
Hung, P.-C. p146

I

Izadi, B.A. p197

J

Jabir, A. p82
Janes, D.B. p137
Jong, T.-L. p245

K

Kao, C.-C. p249
Koc, C.K. p46
Koh, C.-K. p137
Kroupis, N. p164

L

Lai, Y.-T. p249
Lin, K. p25
Litovski, V.B. p53
Liu, B. p105
Lo, H.-Y. p245

M

Macii, A. p157
Maestrini, P. p273
Magott, J. p257
Maksimovic, D.M. p53
Milligan, P. p17
Muresan, R. p173

N

Nannarelli, A. p157
Ngwira, S.M. p240
Nicolici, N. p188

O

Oh, S.-K. p61
Osborne, S. p152
Ozguner, F. p197

P

Park, H.-S. p61
Pedrycz, W. p61

R

Rao, P.R. p219
Robinson, D. p152
Rosinger, P.M. p188
Roy, K. p137
Russell, G. p9

S

Sallay, B. p273
Saul, J. p82
Savas, E. p46
Schifano, F. p273
Shih-Chieh Chang p1
Skrobanek, P. p257
Son, Y. p9
Soudris, D. p164
Swamy, P.N. p229

T

Tatas, K. p164
Thanailakis, A. p164
Tripiccione, R. p273
Tshabalala, P. p240
Tu, J.-F. p213

W

Wang, I.-H. p146
Wang, L. p203
Wang, L.-H. p213

X

Xia, Y. p128

Y

Yang, S.-S. p245
Yanik, T. p46

Z

Zhang, R. p137

ARTIFICIAL INTELLIGENCE

Self-organising networks in modelling experimental data in software engineering p61

AUTOMATA THEORY

Genetic algorithm based state assignment for power and area optimisation p128

CIRCUIT THEORY AND DESIGN

Earle latch design for high performance pipeline p245
Functional complexity estimation for large combinational circuits p39
Logic simulation methods for longest path delay estimation p53
Technology mapping algorithm for heterogeneous field programmable gate arrays p249

CMOS INTEGRATED CIRCUITS

Bus encoding architecture for low-power implementation of an AMBA-based SoC platform p152
Complementary pass-transistor energy recovery logic for low-power applications p146
Unified CORDIC-based chip to realise DFT/DHT/DCT/DST p121

CODES AND DECODING

Analysing trade-offs in scan power and test data compression for systems-on-a-chip p188
Bus encoding architecture for low-power implementation of an AMBA-based SoC platform p152
Code compression architecture for cache energy minimisation in embedded systems p157
Code compression techniques using operand field remapping p25
Densely packed decimal encoding p102
Exact minimisation of large multiple output FPRM functions p203
Using a tree algorithm to determine the average synchronisation delay of self-synchronising T-codes p79

COMPUTATIONAL COMPLEXITY

Design of efficient architectures for discrete orthogonal transforms using bit level systolic structures p17
Functional complexity estimation for large combinational circuits p39
Linear complexity of modified Jacobi sequences p97

COMPUTER COMMUNICATIONS

Bus encoding architecture for low-power implementation of an AMBA-based SoC platform p152

COMPUTERISED INSTRUMENTATION

E-BIST: enhanced test-per-clock BIST architecture p9

DATA HANDLING

Code compression techniques using operand field remapping p25
Power and performance exploration of embedded systems executing multimedia kernels p164

DATA SECURITY

Incomplete reduction in modular arithmetic p46
Using a tree algorithm to determine the average synchronisation delay of self-synchronising T-codes p79

DIGITAL ARITHMETIC

Architectural design of a fast floating-point multiplication-add fused unit using signed-digit addition p113
Complementary pass-transistor energy recovery logic for low-power applications p146
High-performance compensation technique for the radix-4 CORDIC algorithm p219
Incomplete reduction in modular arithmetic p46
Unified CORDIC-based chip to realise DFT/DHT/DCT/DST p121

DIGITAL TECHNIQUES

Code compression architecture for cache energy minimisation in embedded systems p157

ENGINEERING COMPUTING

Architectural design of a fast floating-point multiplication-add fused unit using signed-digit addition p113
Architecture for motion estimation using the one-dimensional hierarchical search block-matching algorithm p229
High-performance compensation technique for the radix-4 CORDIC algorithm p219
Method of time Petri net analysis for analysis of fault trees with time dependencies p257

EXPERT SYSTEMS

Self-organising networks in modelling experimental data in software engineering p61

FEEDBACK

Linear complexity of modified Jacobi sequences p97

FORMAL LOGIC

Densely packed decimal encoding p102
Exact minimisation of large multiple output FPRM functions p203
Minimisation algorithm for three-level mixed AND-OR-EXOR/AND-OR-EXNOR representation of Boolean functions p82
Neural network analysis for the identification of optimal variable orderings in the decomposition of complex logic functions p240
Removing multiple redundancies in combinational circuits p1
Self-organising networks in modelling experimental data in software engineering p61

INTEGRATED CIRCUITS

Analysing trade-offs in scan power and test data compression for systems-on-a-chip p188
Architectural design of a fast floating-point multiplication-add fused unit using signed-digit addition p113
Bus encoding architecture for low-power implementation of an AMBA-based SoC platform p152
E-BIST: enhanced test-per-clock BIST architecture p9
Exploring SOI device structures and interconnect architectures for low-power high-performance circuits p137

LOGIC CIRCUITS

Architectural design of a fast floating-point multiplication-add fused unit using signed-digit addition p113
Complementary pass-transistor energy recovery logic for low-power applications p146
Earle latch design for high performance pipeline p245
Functional complexity estimation for large combinational circuits p39
Logic simulation methods for longest path delay estimation p53
Removing multiple redundancies in combinational circuits p1
Technology mapping algorithm for heterogeneous field programmable gate arrays p249

LOGIC DESIGN

Analysing trade-offs in scan power and test data compression for systems-on-a-chip p188
Architectural design of a fast floating-point multiplication-add fused unit using signed-digit addition p113
Architecture for motion estimation using the one-dimensional hierarchical search block-matching algorithm p229
Complementary pass-transistor energy recovery logic for low-power applications p146
E-BIST: enhanced test-per-clock BIST architecture p9
Earle latch design for high performance pipeline p245
High-performance compensation technique for the radix-4 CORDIC algorithm p219
Logic simulation methods for longest path delay estimation p53
Minimisation algorithm for three-level mixed AND-OR-EXOR/AND-OR-EXNOR representation of Boolean functions p82
Self-diagnostic tools of the APEmille parallel machine p273
Technology mapping algorithm for heterogeneous field programmable gate arrays p249

MATHEMATICAL TECHNIQUES

Design of efficient architectures for discrete orthogonal transforms using bit level systolic structures p17
Exact minimisation of large multiple output FPRM functions p203
High-performance compensation technique for the radix-4 CORDIC algorithm p219
Incomplete reduction in modular arithmetic p46
Method of time Petri net analysis for analysis of fault trees with time dependencies p257
Neural network analysis for the identification of optimal variable orderings in the decomposition of complex logic functions p240
Removing multiple redundancies in combinational circuits p1
SMTA: next-generation high-performance multi-threaded processor p213

MICROPROCESSORS

Bus encoding architecture for low-power implementation of an AMBA-based SoC platform p152
Current dynamics-based macro-model for power simulation in a complex VLIW DSP processor p173
Design of efficient architectures for discrete orthogonal transforms using bit level systolic structures p17
Unified CORDIC-based chip to realise DFT/DHT/DCT/DST p121

MULTIMEDIA

Power and performance exploration of embedded systems executing multimedia kernels p164

MULTIPROCESSOR SYSTEMS

Real-time fault-tolerant hypercube multicomputer p197
Self-diagnostic tools of the APEmille parallel machine p273
SMTA: next-generation high-performance multi-threaded processor p213

NEURAL NETWORKS

Neural network analysis for the identification of optimal variable orderings in the decomposition of complex logic functions p240
Self-organising networks in modelling experimental data in software engineering p61

NUMERICAL ANALYSIS

Exact minimisation of large multiple output FPRM functions p203
High-performance compensation technique for the radix-4 CORDIC algorithm p219
Linear complexity of modified Jacobi sequences p97
Unified CORDIC-based chip to realise DFT/DHT/DCT/DST p121

OPTICAL IMAGE PROCESSING

Architecture for motion estimation using the one-dimensional hierarchical search block-matching algorithm p229

OPTIMISATION

Exact minimisation of large multiple output FPRM functions p203
Genetic algorithm based state assignment for power and area optimisation p128
Logic simulation methods for longest path delay estimation p53
Neural network analysis for the identification of optimal variable orderings in the decomposition of complex logic functions p240
Removing multiple redundancies in combinational circuits p1

PARALLEL PROCESSING

Branch prediction using both global and local branch history information p33
Current dynamics-based macro-model for power simulation in a complex VLIW DSP processor p173
Design of efficient architectures for discrete orthogonal transforms using bit level systolic structures p17
High-performance compensation technique for the radix-4 CORDIC algorithm p219
Self-diagnostic tools of the APEmille parallel machine p273
SMTA: next-generation high-performance multi-threaded processor p213

PERFORMANCE EVALUATION

Real-time fault-tolerant hypercube multicomputer p197
Self-diagnostic tools of the APEmille parallel machine p273

RELIABILITY

Method of time Petri net analysis for analysis of fault trees with time dependencies p257
Removing multiple redundancies in combinational circuits p1

SEMICONDUCTOR INTERFACES

Exploring SOI device structures and interconnect architectures for low-power high-performance circuits p137

SEMICONDUCTOR TECHNOLOGY

Exploring SOI device structures and interconnect architectures for low-power high-performance circuits p137

SIGNAL PROCESSING

Design of efficient architectures for discrete orthogonal transforms using bit level systolic structures p17
High-performance compensation technique for the radix-4 CORDIC algorithm p219

SOFTWARE TECHNIQUES

Branch prediction using both global and local branch history information p33
Design of new roll-forward recovery approach for distributed systems p105
Self-organising networks in modelling experimental data in software engineering p61

SWITCHING THEORY

Densely packed decimal encoding p102
Functional complexity estimation for large combinational circuits p39
Removing multiple redundancies in combinational circuits p1